U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. SERIAL NO. PATENT AND TRADEMARK OFFICE M122-2362 10/625,068 TOF ART CITED BY APPLICANT (Use several sheets if necessary) APPLICANT Arup Bhattacharyya GROUP FILING DATE 2824 July 22, 2003 U.S. PATENT DOCUMENTS Date Class Filing Date Subclass *Examiner Document Name Initial Number If Appropriate 6,593,624 B2 07/03 Walker 257 344 COW 6,204,608 B1 03/01 169.3 COW Song et al. 315 AC ΑD ΑE AF AG ΑH Αl ΑJ ΑK AL FOREIGN PATENT DOCUMENTS Subclass Document Date Country Translation Number Yes No AM AN ΑO ΑP ΑQ OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.) AR AS

EXAMINER Christian Wilson DATE CONSIDERED 11/4/24

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

								3 ()
Form PTO	₽°E	- No.	U.S. DEP	ATTY. DOCKET NO. SERIAL NO. 10/625,068				
/o`	. 1	Use several sheet	BY APPLICAN if necessary)	APPLICANT Arup Bhattacharyya				
DES	PATENT AND TRADEMARK OFFICE OF ART CITED BY APPLICANT (Use several sheets if necessary)						GRO	DUP 2824
	VTATRI			U.S. PATENT DOCUMENTS	July 22, 2003			
*Examiner Initial		Document Number	Date	Name		Class	Subclass	Filing Date If Appropriate
CDW	AA	US 2003/ 0013305 A1	Pub. 01/03	Sugii et al.		438	689	06/07/02
cou	АВ	US 2002/ 0045312 A1	Pub. 04/02	Zheng et al.		438	253	07/19/01
SW	AC	US 2002/ 0014625 A1	Pub. 02/02	Asami et al.		257	57	08/01/01
	ΑD	,						
	ΑE							
	AF							
	AG	·						·
	АН							
·	Al							
	AJ						:	
	AK							
	AL	·						
			F	OREIGN PATENT DOCUMENT	rre			1
		Document Number	Date	Country	13	Class	Subclass	Translation
		Number				<u> </u>	<u> </u>	Yes No
	AM	↓	\vdash			<u> </u>	 	
	AN				1	 -'	 	
	AO	 -				 '	 	
	AP	+	 			 		
	AQ	от	IER REFERENC	ES (including Author, Title, Date,	., Pertinent Pages, Etc.	.) .)		
	AR			•		<u> </u>		
								-
	AS			<u> </u>	-			
								
	- 							
	AT							
<u> </u>				· ·				
EXAMINER CLOCK. ISO- DATE CONSIDERED 11/4/04								
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								

Form PTO-16	149	U.S. DEPARTMENT OF COMMER PATENT AND TRADEMARK OFFI		ATTY. DOCKET NO. MI22-2362	SERIAL NO 10/625068				
		LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)		APPLICANT Arup Bhattacharyya					
		,		PRIORITY FILING DATE September 12, 2002	GROUP 2524				
OTHER REFERENCES (including Author, Title, Date, Pertiaent Pages, Etc.)									
	AA	Ono, K. et al., "Analysis of Current-Voltage Charact	Ono, K. et al., "Analysis of Current-Voltage Characteristics in Polysilicon TFTs for LCDs", IEDM Tech. Digest,						
an		1988, pp. 256-259.	1988, pp. 256-259.						
	ΑВ	Yamauchi, N. et al., *Drastically Improved Performa	lly Improved Performance in Poly-SI TFTs with Channel Dimensions Comparable to						
	Grain Size*, IEDM Tech. Digest, 1989, pp. 353-356.								
	AC	King, T. et al, *A Low-Temperature (≤550°C) Silicon	King, T. et al, *A Low-Temperature (≤550°C) Silicon-Germanium MOS Thin-Film Transistor Technology for						
		Large-Area Electronics*, IEDM Tech. Digest, 1	91,	pp. 567-570.					
	AD	Kuriyama, H. et al., "High Mobility Poly-Si TFT by	w Excimer Laser Annealing Meth	od for Large Area					
		Electronics', IEDM Tech. Digest, 1991, pp. 56	-566						
	AE	Jeon, J. et al., "A New Poly-Si TFT with Selective	ly-Si TFT with Selectively Doped Channel Fabricated by Novel Excimer Laser						
		Annealing*, IEDM Tech. Digest, 2000, pp. 213	216.						
	AF	Kim, C.H. et al., 'A New High -Performance Poly-S	T by Simple Excimer Laser Anna	aling on Selectively					
	Floating a-Si Layer*, IEDM Tech. Digest, 2001, pp. 751-754.								
AG Hara, A. et al, 'Selective Single-Crystalline-Silicon Growth at the Pre-Defined Active Regions of TF1									
	by a Scanning CW Layer irradiation*, IEDM Tech. Digest, 2000, pp. 209-212.								
	AH Hara, A. et al., "High Performance Poly-Si TFTs on a Glass by a Stable Scanning CW Laser Lateral								
		Crystallization*, IEDM Tech. Digest, 2001, pp. 747-750.							
Al Jagar, S. et al., 'Single Grain Thin-Fim-Transistor (TFT) with SOI CMOS Performance Formed by									
		Metal-Induced-Lateral-Crystallization*, IEDM Tea	h. D	igest, 1999, p. 293-296.					
	עא	Gu, J. et al., 'High Performance Sub-100 nm Si Ti	in-Fi	m Transistors by Pattern-Control	led Crystallization of Thin				
		Channel Layer and High Temperature Annealin	Channel Layer and High Temperature Annealing*, DRC Conference Digest, 2002, pp. 49-50.						
	AK	Kesan, V. et al., 'High Performance 0.25µm p-MOS	Kesan, V. et al., 'High Performance 0.25µm p-MOSFETs with Silicon- Germanium Channels for 300K and 77K						
		Operation*, IEDM Tech. Digest, 1991, pp. 25-2	Operation*, IEDM Tech. Digest, 1991, pp. 25-28.						
1	AL Garone, P.M. et al., *Mobility Enhancement and Quantum Mechanical Modeling in Ge,Si,x Channel MOSFETs								
90 to 300K', IEDM Tech. Digest, 1991, pp. 29-32.									
EXAMINE	ch.	nstan Wilson DATE CON	ISID	11/4/04	·				
		tial if reference considered, whether or not citation is in confe ot considered. Include copy of this form with next communic			rough citation if not in				

Form PTO-1449		1449	U.S. DEPARTMENT OF COMI PATENT AND TRADEMARK C		ATTY. DOCKET NO. MI22-2362	SERIAL NO 10/625068				
LIS			LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)		APPLICANT Arup Bhattacharyya					
				PRIORITY FILING DATE September 12, 2002	GROUP 2°24					
	OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)									
		АМ	Feder, B.J., 1.B.M. Finds Way to Speed Up C	Feder, B.J., "I.B.M. Finds Way to Speed Up Chips", The New York Times, June 8, 2001, reprinted from						
S	ω 	'	http://www.nytimes.com/2001/06/08 /techno	http://www.nytimes.com/2001/06/08 /technology/08BLUE.html, 2 pgs.						
		AN	Rim, K. et al., "Strained Si NMOSFET's for Hig	igh Pertor	mance CMOS Technology*, 2001	Sympos. on VLSI Tech.				
_ !		_'	Digest of Technical Papers, p. 59-60.							
		AO	Li, P. et al., *Design of High Speed Si/SiGe Ho	leterojunc	tion Complementary MOSFETs w	nith Reduced Short-Channel				
			Effects*, Natl. Central University, ChungLi, National Science Council of Taiwan., pp.		ROC, Aug. 2001, Contract No. 1	NSC 89-2215-E-008-049,				
		AP	Ernst, T. et al., "Fabrication of a Novel Strainer	ed SiGe:C	;-channel Planar 55 nm nMOSFE	T for High-Performance				
	_	_'	CMOS*, 2002 Sympos. on VLSI Tech. Dig	gest of Tr	echnical Papers, pp. 92-93.					
		AQ	Rim, K. et al., "Characteristics and Device Des	sign of St	ub-100 nm Strained SiN- and PM	IOSFETs', 2002 Sympos.				
		_'	on VLSI Tech. Digest of Technical Papers	s, pp. 98-	99.					
		AR	Belford, R.E. et al., "Performance-Augmented C	CMOS Usi	ing Back-End Uniaxial Strain*, Di	RC Conf. Digest, 2002,				
			pp. 41-42.							
	1	AS	Shima, M. et al., *<100> Channel Strained-SiGe	ie p-MOSI	FET with Enhanced Hole Mobility	, and Lower Parasitic				
			Resistance*, 2002 Sympos. on VLSI Tech.	ı. Digest r	of Technical Papers, pp. 94-95.					
		AT	Nayfeh, H.M. et al., "Electron Inversion Layer N	Mobility in	Strained-Si n-MOSFET's with Hi	igh Channel Doping				
			Concentration Achieved by Ion Implantation	in", DRC	Conf. Digest, 2002, pp. 43-44.					
		AU	Bae, G.J. et al., "A Novel SiGe-Inserted SOI SI	Structure for	or High Performance PDSOI CM	OSFET*, IEDM Tech.				
			Digest, 2000, pp. 667-670.							
		ΑV	Cheng, Z. et al., "SiGe-on-Insulator (SGOI): Sut	ibstrate Pi	reparation and MOSFET Fabricati	ion for Electron Mobility				
			Evaluation* and conference outline, MIT Mi Conf., 10/01, pp. 13-14, 3-pg. outline.	Evaluation* and conference outline, MIT Microsystems, Tech. Labs, Cambridge, MA, 2001 IEEE Internati. SOI Conf., 10/01, pp. 13-14, 3-pg. outline.						
	+	AW	Huang, L.J. et al., *Carrier Mobility Enhancemen	int in Stra	ined Si-on-Insulator Fabricated by	y Wafer Bonding*, 2001				
800	~		Sympos, on VLSI Tech. Digest of Technica	al Papers	s, pp. 57-58.					
EXAN	MINER	, Cl	hrista Wilson DATE	CONSIDI	ered 11/4/04					
*EXA confor	*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.									

Form PTO-1449		149		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE MI22-2362		SERIAL NO 10/625068				
			LIST OF ART CITED BY (Use several sheets if n			APPLICANT Arup Bhattacharyya				
			·			PRIORITY FILING DATE September 12, 2002	GROUP 2824			
			OTHER RE	FERENCES (includ	ing Author, Title, Da	ate, Pertinent Pages, Etc.)				
-~-	5	of Strained-SOI MOSFETs Using	Thin Film SiGe-on-							
Insulator Substrate*, 2002 Sympos. on VLSI Tech. Digest of Technical Papers, p. 106-107.										
		AY	Tezuka, T. et al., '	High-Performance	Strained Si-on-Insu	lator MOSFETs by Novel Fabrica	ation Processes Utilizing			
	ı		Ge-Condensati	ion Technique", 20	02 VLSI Tech. Dig	est of Technical Papers, pp. 96-	97.			
		AZ.	Takagi, S., *Straine	d-Si- and SiGe-on	Insulator (Strained	SOI and SGOI) MOSFETs for H	ligh Performance/Low			
			Power CMOS	Application*, DRC	Conf. Digest, 2002	2, pp. 37-40.				
		ВА	*IBM Builds World's	Fastest Communi	cations Microchip*,	Reuters U.S. Company News, 2	2/25/2002, reprinted from			
			http://activequo	ote300.fidelity.com/r	trnews/ individual_r	<u>1/</u> 1 pg.				
		BB	Markoff, J., "I.B.M.	Circuits are Now f	Faster and Reduce	Use of Power*, The New York	Times, Feb. 25, 2002,			
			reprinted 3/20/	'02 from http://story	news.yahoo.com/	news?tmpl=story&u=/nyt/2002022	5/, 1 pg.			
		вс	Park, J.S. et al., *N	Normal Incident Sid	Ge/Si Multiple Quan	ntum Well Infrared Detector, IEC	M Tech. Digest, 1991,			
			pp. 749-752.				· · · · · · · · · · · · · · · · · · ·			
		BD	Current, M.i. et al.,	"Atomic-Layer Cle	aving with Si _x Ge, \$	Strain Layers for Fabrication of S	i and Ge-Rich SOI Device			
			Layers*, 2001	Layers*, 2001 IEEE Internati. SOI Conf. 10/01, pp. 11-12.						
		BE	Bhattacharyya, A.,	Bhattacharyya, A., "The Role of Microelectronic Integration in Environmental Control: A Perspective", Mat. Res.						
			Soc. Symp. Pr	Soc. Symp. Proc. Vol. 344, 1994, pp. 281-293.						
		BF	Myers, S.M. et al.,	Myers, S.M. et al., "Deuterium Interactions in Oxygen-Implanted Copper", J. Appl. Phys., Vol. 65(1), Jan. 1, 1989,						
			p. 311-321.	p. 311-321.						
		BG	Saggio, M. et al., *I	Saggio, M. et al., "Innovative Localized Lifetime Control in High-Speed IGBT's", IEEE Elec. Dev. Lett., V. 18,						
			No. 7, July 19	No. 7, July 1997, pp. 333-335.						
		вн	Lu, N.C.C. et al., "/	A Buried-Trench Di	RAM Cell Using a	Self-Aligned Epitaxy Over Trend	n Technology", IEDM			
			Tech. Digest,	1988, pp. 588-591.						
	T	BI	Yamada, T. et al.,	'Spread Source/Dra	ain (SSD) MOSFET	Using Selective Silicon Growth	for 64Mbit DRAMs*,			
Cor	IEDM Tech. Digest, 1989, pp. 35-38.									
EXAMI	EXAMINER Christia Wilson Date considered									
			d if reference considered, who considered. Include copy of			ce with MPEP 609; Draw line th to applicant.	rough citation if not in			

EV317136323

Form PTO-14	49	U.S. DEPARTMENT OF COMMER PATENT AND TRADEMARK OFFI		ATTY. DOCKET NO. MI22-2362	SERIAL NO (0/625068		
		LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)		APPLICANT Arup Bhattacharyya	,		
				PRIORITY FILING DATE September 12, 2002	GROUP 2829		
		OTHER REFERENCES (including Author, Title,	Date	, Pertinent Pages, Etc.)			
COW	BJ	van Meer, H. et al., "Ultra-Thin Film Fully-Depleted SOI CMOS with Raised G/S/D Device Architecture for Sub-100					
00		nm Applications*, 2001 IEEE Internall. SOI Conl. 10/0	1, pp.	. 45-46.			
	ВК						
_							
	BL						
	ВМ			<u> </u>			
	BN						
	во						
	BP		_				
	BQ						
					· · · · · · · · · · · · · · · · · · ·		
	BR						
	BS						
			,				
	BT						
EXAMINER		ista Cuitsa DATE CON	SIDE	ERED 11/4/04			
*EXAMINE	R: Ini	ial if reference considered, whether or not citation is in confor or considered. Include copy of this form with next communicat	man tion	ce with MPEP 609; Draw line the	arough citation if not in		